Key Selection Information
| Selection Parameter | Confirmed Information |
|---|---|
| Function | 8-bit serial-in shift register plus 8-bit storage register |
| Output | 3-state parallel outputs via OE |
| Clocks | Separate SRCLK and RCLK |
| Clear | Direct clear on shift register |
| Cascade | Serial output for daisy chaining |
| Supply | 2 V to 6 V |
| Drive | ±6 mA at 5 V stated feature |
| Exact Package / Packing | TSSOP (PW), 16 pins; large tape and reel |
Product Overview
SN74HC595PWR is a widely used serial-to-parallel output expander with a storage register. New data is shifted in without disturbing the current outputs, then committed to all eight outputs simultaneously using RCLK.
The OE input can place all parallel outputs in high impedance without losing the stored data. That makes HC595 suitable for shared buses, display blanking and startup isolation—functions not provided by the non-3-state HC594 output stage.
PWR selects a compact TSSOP production format while keeping the classic HC595 interface used by many MCU firmware libraries and chained display/control designs.
For related devices, see HKEQGOO’s Shift Registers category.
Technical Specifications
| Parameter | Verified Information |
|---|---|
| Manufacturer | Texas Instruments |
| Exact MPN | SN74HC595PWR |
| Function | 8-bit serial-in shift register plus 8-bit storage register |
| Output | 3-state parallel outputs via OE |
| Clocks | Separate SRCLK and RCLK |
| Clear | Direct clear on shift register |
| Cascade | Serial output for daisy chaining |
| Supply | 2 V to 6 V |
| Drive | ±6 mA at 5 V stated feature |
| Exact Package / Packing | TSSOP (PW), 16 pins; large tape and reel |
| Manufacturer Status | Active / Production |
| Part Marking | HC595 |
Functional Highlights
3-state OE separates “stored value” from “driving the bus”
Firmware/hardware can blank or disconnect outputs while retaining the next/previous latched word, reducing visual glitches or bus contention.
Daisy chaining scales output count with fixed control-pin count
Each added device increases serial update time. The latch allows all devices to commit together after the complete chain is loaded.
Design Considerations
- Calculate serial clock time for the full chain before assuming update rate remains adequate.
- Define OE and clear states during reset so outputs do not drive unintended loads before valid data is latched.
- If an asynchronous clear of the output-storage register itself is required, compare HC594 rather than assuming HC595 provides it.
Product Status and Exact Order Code
Manufacturer status: Active / Production
Texas Instruments lists SN74HC595PWR as Active / Production; TSSOP (PW), 16 pins; large tape-and-reel; −40°C to +85°C family orderable range.
Related Engineering Resources
Quality & Verification Support
Third-party inspection or testing can be arranged according to customer requirements. Testing fees are borne by the buyer. Additional verification requirements can be discussed before shipment. After an order is placed, physical product, label, packaging, and Date Code photos may be provided where appropriate.
Request a Quote
To request a quotation, provide the manufacturer part number, required quantity, destination, target Date Code if applicable, and any testing or inspection requirements.
For a TI 8-bit serial-in/parallel-out shift register that provides independent asynchronous clears for both the shift and output-storage registers, compare SN74HC594DR (SOIC-16) with this SN74HC595PWR (TSSOP-16, three-state output-enable and shift-register clear). Both have separate shift and storage clocks, but their output-control/reset functions and packages differ; do not assume pin-function or PCB interchangeability.
