Key Selection Information
| Selection Parameter | Confirmed Information |
|---|---|
| Logic Function | Single 2-input XOR |
| Supply | 1.65 V to 5.5 V |
| Delay | 4 ns maximum stated at 3.3 V / 15 pF |
| Drive | ±24 mA at 3.3 V; higher family drive at 4.5 V |
| Inputs | 5.5-V overvoltage tolerant; supports down translation to VCC |
| Power Sequencing | Ioff partial-power-down/back-drive protection |
| Use | Parity, edge/polarity compare, conditional inversion |
| Exact Package / Packing | SOT-23 (DBV), 5 pins; 3000-piece large reel; −40°C to +125°C |
Product Overview
SN74LVC1G86DBVR implements XOR: the output is high only when the two inputs differ. That makes it useful for parity, phase/polarity comparison and conditional inversion rather than simple enable gating.
The LVC family operates down to 1.65 V and accepts inputs up to 5.5 V, so it can also perform certain down-translation tasks when the output must swing to a lower VCC domain.
Ioff support is valuable in multi-rail systems because driven inputs do not intentionally back-power the output rail when VCC is off. This is a meaningful electrical distinction from basic AHC single gates.
For related devices, see HKEQGOO’s Gates and Inverters category.
Technical Specifications
| Parameter | Verified Information |
|---|---|
| Manufacturer | Texas Instruments |
| Exact MPN | SN74LVC1G86DBVR |
| Logic Function | Single 2-input XOR |
| Supply | 1.65 V to 5.5 V |
| Delay | 4 ns maximum stated at 3.3 V / 15 pF |
| Drive | ±24 mA at 3.3 V; higher family drive at 4.5 V |
| Inputs | 5.5-V overvoltage tolerant; supports down translation to VCC |
| Power Sequencing | Ioff partial-power-down/back-drive protection |
| Use | Parity, edge/polarity compare, conditional inversion |
| Exact Package / Packing | SOT-23 (DBV), 5 pins; 3000-piece large reel; −40°C to +125°C |
| Manufacturer Status | Active / Production |
| Part Marking | C86-series marking variants per TI addendum |
Functional Highlights
XOR performs “signals differ” detection directly
It can compare digital states or invert one signal conditionally using the second input as a control.
Overvoltage-tolerant inputs enable simple down translation
A 5-V-class input can be accepted while VCC sets a lower output logic level, subject to exact datasheet limits.
Design Considerations
- Use XOR truth behavior deliberately; it is not interchangeable with OR.
- Check input transition/ringing in edge-detection applications because a fast XOR can create narrow pulses.
- Respect Ioff and maximum input conditions during every power sequence.
Product Status and Exact Order Code
Texas Instruments lists SN74LVC1G86DBVR as Active / Production; SOT-23 (DBV), 5 pins; 3000-piece large tape and reel; −40°C to +125°C.
Related Engineering Resources
Quality & Verification Support
Third-party inspection or testing can be arranged according to customer requirements. Testing fees are borne by the buyer. Additional verification requirements can be discussed before shipment. After an order is placed, physical product, label, packaging, and Date Code photos may be provided where appropriate.
Request a Quote
To request a quotation, provide the manufacturer part number, required quantity, destination, target Date Code if applicable, and any testing or inspection requirements.
